

# CL-451 Product Family Specification

PFS-CL451-A1

7/23/2014



INTELLIGENT VEHICLE CONTROLS



HED® Inc.

2120 Constitution Avenue

Hartford, WI 53027 USA

Telephone: (800) 398-2224

Fax: (262) 673-9455

Email: [info@hedonline.com](mailto:info@hedonline.com)

Web: [www.hedonline.com](http://www.hedonline.com)

Copyright 2014 © HED® Inc.

All rights reserved. This material may not be reproduced, published, displayed, modified, or distributed in any form or by any means, or stored in a database retrieval system, without the express prior written permission of HED® Inc.

## USING THIS DOCUMENT

The specifications contained herein represent all possible configurations for this product family. The actual configurations available on each module may be a subset of this specification. Please refer to the module-specific datasheet for the connector pinout and configurations that are available.

## USER LIABILITY

The OEM of a machine or vehicle in which HED® electronic controls are installed is fully responsible for all consequences that might occur. HED®, and any authorized distributor, has no responsibility for any consequences, direct or indirect, caused by failures or malfunctions. Failure or improper selection or improper use of HED® products can cause death, personal injury and property damage.

The OEM must analyze all aspects of their application and review the information concerning product or system in the current product documentation. Due to the variety of operating conditions and applications for these products or systems, the user, through its own analysis and testing, is solely responsible for making the final selection of the products and systems and assuring that all performance, safety and warning requirements of the application are met.

The products described herein, including without limitation, product features, specifications, designs, availability and pricing, are subject to change by HED® at any time without notice.

**INPUT STB/STG (PINS A01, A02, B01, B02)**  
**INPUT STB/STG/VTD (PINS A03, A04, B04), INPUT STB/VTD (PIN B09)**  
**INPUT STB/STG/VTD/FREQ/PWM (PIN B03)<sup>1</sup>**

**Switch-to-Battery (STB) Mode**

Input Resistance

- 2.6K $\Omega$  (typical)

Input Current


- 3.1mA at 8V (typical)
- 12.2mA at 32V (typical)

Parallel Resistance

- 2K $\Omega$  at 8V (minimum)
- 16K $\Omega$  at 32V (minimum)

Series Resistance

- 220 $\Omega$  (maximum)



**Switch-to-Ground (STG) Mode**

Pull-up Resistance

- 560 $\Omega$  (typical)

Input Current


- 7.6mA at 0V (typical)

Parallel Resistance

- 2K $\Omega$  at 0V (minimum)

Series Resistance

- 220 $\Omega$  (maximum)




**IMPORTANT NOTE:** On modules where Input STB and Output modes are software configurable and Input STB mode is chosen, the input voltage must remain at or below the main battery voltage on Pin A12 (for Connector A inputs) and Pin B12 (for Connector B inputs) of the module. Otherwise, the input voltage can back feed through the output FET and may source current to the outputs from the STB input instead of Pin A12 / B12, potentially causing damage to the application switch and/or module.

<sup>1</sup> Pin B03 has an input capacitance of 100pF.

**INPUT STB/STG (PINS A01, A02, B01, B02)**  
**INPUT STB/STG/VTD (PINS A03, A04, B04), INPUT STB/VTD (PIN B09)**  
**INPUT STB/STG/VTD/FREQ/PWM (PIN B03)<sup>1</sup>**


**Voltage-to-Digital (VTD) Mode  
(0 – 6.04VDC)**

- Input Voltage Range
- 0V to 5.7V (minimum)
  - 0V to 6.04V (typical)
- Input Resistance
- 57K $\Omega$  (typical)
- Resolution
- 10 Bits
  - 5.90mV / count (typical)
- Accuracy<sup>2</sup>
- $\pm 2.0\%$  ( $T_A = 25^\circ\text{C}$ )
  - $\pm 5.0\%$  ( $T_A = \text{full range}$ )



**Frequency / PWM / Encoder Mode**

- Pull-up Resistance
- 4.7K $\Omega$  (typical)
- Positive Going Threshold
- > 3.5V
- Negative Going Threshold
- < 1.0V
- Frequency Range
- 10KHz (maximum)<sup>3</sup>
- Resolution
- < 5 Hz
- Accuracy
- $\pm 2.0\%$  ( $T_A = \text{full range}$ )



<sup>1</sup> Pin B03 has an input capacitance of 100pF.

<sup>2</sup> VTD accuracy is estimated using datasheet maximums and a weighted average of worst-case and root-sum-square (RSS) methods. It is considered as a percentage of the full-scale input voltage range.

<sup>3</sup> Frequency range maximum assumes square wave, open-drain, sinking sensor at 50% duty cycle.

## INPUT STB/STG (PINS A05 - A08, B05 - B08)

### Switch-to-Battery (STB) Mode

**Input Resistance**

- 2.6K $\Omega$  (typical)

**Input Current**


- 3.1mA at 8V (typical)
- 12.2mA at 32V (typical)

**Parallel Resistance**

- 2K $\Omega$  at 8V (minimum)
- 16K $\Omega$  at 32V (minimum)

**Series Resistance**

- 220 $\Omega$  (maximum)



### Switch-to-Ground (STG) Mode

**Pull-up Resistance**

- 560 $\Omega$  (typical)

**Input Current**


- 7.6mA at 0V (typical)

**Parallel Resistance**

- 2K $\Omega$  at 0V (minimum)

**Series Resistance**

- 220 $\Omega$  (maximum)



**IMPORTANT NOTES:**

- 1) On modules where Input STB and Output modes are software configurable and Input STB mode is chosen, the input voltage must remain at or below the main battery voltage on Pin A12 (for Connector A inputs) and Pin B12 (for Connector B inputs) of the module. Otherwise, the input voltage can back feed through the output FET and may source current to the outputs from the STB input instead of Pin A12 / B12, potentially causing damage to the application switch and/or module.
- 2) Pins A05-A08 and B05-B08 can be software configured as outputs, STB inputs, or STG inputs; however, all pins must have the same I/O type chosen. These pins must either be selected as all 8 outputs, all 8 STB inputs, or all 8 STG inputs.

## CAN COMMUNICATION (PINS A09/A10)

### Baud Rate

- 40kbps to 500kbps


### Maximum Allowable Voltage<sup>1</sup>

- -58V to +58V

### Input Capacitance (maximum)

- 62pF (f = 1MHz)

No Internal Termination



<sup>1</sup> Maximum allowable voltage defines the voltage extremes that the transceiver can tolerate. Exposure to these voltages for extended periods may affect device reliability.

# OUTPUT DOUT(+)/PWM(+)/ECC(+) (PINS A01 – A08, B01 – B08)

## Individual Output Current<sup>1</sup>

- Digital Mode = 3.0A (maximum)
- PWM Mode = 3.0A (maximum)

## Grouped Output Current<sup>2,3,4</sup>

- Digital Mode = 2.0A (maximum)
- PWM Mode = 1.5A (maximum)

## PWM Frequency<sup>5</sup>

- < 300 Hz (typical)
- < 1 KHz (maximum)

## Output Diagnostics

- Short to Battery
- Short to Ground
- Overcurrent
- Open Circuit<sup>6</sup>

## Current Sense Range

- Up to 3.7A (minimum)
- Up to 4.8A (typical)


## Current Sense Resolution

- 10 bits
- 4.7mA / count (typical)

## Calibrated Current Sense Accuracy (typ)

- < 50mA at 2A, T<sub>A</sub> = 25°C

## Internal Flyback Diodes



<sup>1</sup> Individual Output Current specifies the maximum current for an individual output channel. Additional restrictions regarding total output current, number of active channels, etc. will apply and are specified in the Grouped Output Current parameter. PWM outputs assume 250Hz frequency.

<sup>2</sup> Output current is constrained in groups of four pins (quad output FET). Pin groups are A01-A04, A05-A08, B01-B04, and B05-B08. It is strongly recommended to level the total output current across each of the groups as much as possible for best thermal performance.

<sup>3</sup> Output current maximums assume all four channels in the group are active simultaneously and the module is at maximum ambient temperature. PWM outputs assume 250Hz frequency. Output current may be increased per channel (up to the individual output current maximum) if not all channels are active simultaneously or other channels are at a reduced load current. Please contact HED® for further information.

<sup>4</sup> Maximum total output current for Pins A01-A08 is 10 Amps. Maximum total output current for Pins B01-B08 is 10 Amps.

<sup>5</sup> The output driver is best suited for PWM frequencies of 300 Hz or less. PWM frequencies of up to 1 KHz are possible, but at reduced output current and duty cycle range.

<sup>6</sup> Open circuit can be detected when the output is active using current sense feedback for load currents of at least 250mA and duty cycle of 100%. Open circuit can be detected when the output is inactive using the pull-up resistor for loads that are not influenced by the associated pull-up current (see Input STG mode circuit diagram and parameters).

# SWITCHED BATTERY (+) / KEYSWITCH (PIN B10)

## Switched Battery (+) (Pin B10)

### Operating Voltage Range

- 8VDC – 32VDC

### Maximum Continuous Voltage<sup>1</sup>

- 36VDC

### Keyswitch Function

- Input transition from inactive to active will activate module
- Input transition from active to inactive will begin controlled shutdown sequence (if applicable) and de-activate module

## Analog Monitoring Circuit

### Input Voltage Range

- 0V to 37.0V (minimum)
- 0V to 38.87V (typical)

### Input Resistance


- 78K $\Omega$  (typical)

### Resolution

- 10 Bits
- 37.96mV / count (typical)

### Accuracy<sup>2</sup>

- $\pm 2.0\%$  ( $T_A = 25^\circ\text{C}$ )
- $\pm 5.0\%$  ( $T_A = \text{full range}$ )



<sup>1</sup> Exposure to maximum voltages for extended periods may affect device reliability.



## BATTERY (+) MODULE AND OUTPUTS (PIN A12, PIN B12)<sup>1,2</sup>

### Operating Voltage Range

- 8VDC – 32VDC

### Maximum Continuous Voltage<sup>3</sup>

- 36VDC

### Module Current Draw – Running<sup>4</sup>


- 152mA at 8V (typ)
- 259mA at 32V (typ)

### Module Current Draw – Low Power Mode<sup>5</sup>

- 5 $\mu$ A at 8V (typ)
- 282 $\mu$ A at 32V (typ)

### Maximum Total Output Current

- See Output Section for output current constraints



<sup>1</sup> Pin A12 provides power to module and Connector A outputs. Pin B12 provides power to Connector B outputs only.

<sup>2</sup> Pins A11 and B11 must be connected at a single point to Battery (-).

<sup>3</sup> Exposure to maximum voltages for extended periods may affect device reliability.

<sup>4</sup> Module current draw is measured with I/O inactive, no CAN communication, and keyswitch (Pin B10) active.

<sup>5</sup> Module current draw is measured with I/O inactive, no CAN communication, and keyswitch (Pin B10) inactive.

## REVISION HISTORY

Revision	Date	EC #	Changes
A1	7/23/14	314-307	Initial Release. Items in yellow identify general market design targets requiring specific board configuration or firmware feature support to complete remaining verification testing.